Abstract: Fast switching capability of SiC power devices enables the downsizing of power conversion circuits by high-frequency switching operation. However, high di/dt in fast switching operation for high-frequency switching induces surge voltage. This paper developed low-inductance power module substrate with snubber capacitor directly attached on the substrate to suppress surge voltage in fast switching, and validated the performance of the developed SiC half-bridge power module. The surge voltage was suppressed less than 1/10 of the conventional power module configuration for same switching speed.
Introduction
Wide-bandgap semiconductor, such as silicon carbide (SiC) is superior to Si semiconductor in terms of bandgap, breakdown electric field and thermal conductivity. These features enable the high voltage unipolar device with low on resistance, fast switching and high temperature operation. These characteristics are expected to be utilized in EV/HEV applications [1, 2] . References [3, 4, 5] developed high power density and high operating temperature SiC modules. High-Frequency switching operation allows to use less inductance and capacitance in power conversion circuits [6], but high di/dt in fast switching induces large surge voltage with the parasitic inductance in the circuit wiring. References [7, 8, 9 , 10] reported the quantification of parasitic inductance and circuit design to reduce it.
The parasitic inductance in the wiring of circuit can be reduced by making the current loop small. The modularization of functional block in the circuit is one way of reducing parasitic inductance. The multi-layer substrate is the feasible solution for modularization. A power module requires thick wiring conductor to flow large current and low thermal resistance for heat dissipation. Then, this paper developed low-inductance SiC half-bridge module which has low thermal resistance in insulation layer and large via to flow large current with low resistance in interconnecting both side conductor. This multi-layer ceramic substrate topology makes the high voltage multi-layer ceramic capacitor (MLCC) possible to directly attach on the module substrate as a snubber capacitor for suppressing surge voltage. The performance of the developed power module is validated with double pulse test (DPT). The detail of developed module is shown in section 2. Experimental data and discussion is described in section 3. The conclusion is provided in section 4. Fig. 1(c) ), whose thermal resistance is 9.89 K/kW. The thermal resistance from junction to die attach JD , and from junction to case JC are extracted to 0.088 K/W and 0.91 K/W, respectively from the transient thermal measurement based on the static method by T3Ster (Mentor Graphics) at SiC SBD of low side arm. The Cu plate is brazed with active metal (AMB) as conduction layer on the both side of insulation layer. The frontside conductor has wiring pattern as shown in Fig. 1(a) . And also, the backside is used as conductor ( Fig. 1(b) ). Both side conductors are electrically connected at terminal M through two 1:8 mm vias with Cu cores to flow large current, which is different from conventional multi-layer ceramic substrate (LTCC). The Cu core is brazed on both side conductors. and electrically connected with 300 µm aluminum bonding wire. They are molded with epoxy resin, CEL-C-1102NF (Hitachi Chemical). Two MLCCs (CKG57NX7T2J105M500JJ, 630 V, 1 µF, TDK) are attached on the substrate and connected in series through backside conductor. This configuration gives the electrical potential of backside conductor 1=2V in (V in is the input direct voltage). The capacitance of MLCC has the bias voltage dependency, and the capacitance for combined snubber MLCC becomes C s ¼ 0:2244 µF for V in ¼ 600 V. The MLCC snubber capacitance is sufficiently larger than the combined output capacitance of SiC MOSFET (106.89 pF, 600 V) and SiC SBD (80.76 pF, 600 V) to feed charge in switching transient.
Static electrical characteristics
The static electrical characteristics of the developed module are given in Fig. 2 .
The current-voltage characteristic of each arm for V gs ¼ À5 V, 20 V is shown in Fig. 2(a) . The on resistance R on in forward conduction is 84.97 mΩ and 94.54 mΩ for V gs ¼ 20 V, and threshold gate voltage V th is 2.38 V and 2.19 V, respectively for high and low arm. The reverse conduction current for V gs ¼ À5 V flows through SiC SBD, and for V gs ¼ 20 V flow through channel of SiC MOSFET in low voltage drop region. Fig. 2(b) shows the frequency characteristic of module impedance between N and P terminal. The solid blue line is measured with shunting all components on the module substrate by wire bond. The parasitic inductance in the wiring of the developed module 6.51 nH is extracted from the high frequency region. The dashed green line is measured with attached snubber MLCC. MLCC on the module gives three resonance phenomenon. Fig. 2(c) shows the current loop related to the oscillation phenomena. The series resonance of 2.16 MHz occurs for the current loop given as blue line in Fig. 2(c) , where L subÀ1 to À3 are the parasitic inductances of the backside conduction layer. The parallel resonance of 6.90 MHz occurs for the current path given as the magenta line in Fig. 2(c) , where C subÀ1 and À2 are the parasitic capacitances which originate from double side conduction layer. The series resonance of 7.89 MHz occurs for the current loop given as the green line in Fig. 2(c) . The ESL of snubber capacitor is estimated as 2.43 nH which is extracted as the difference of the parasitic inductance of the module between solid blue line and dashed green line in Fig. 2(b) . The dashed magenta line in Fig. 2(b) is measured with power devices and without MLCC in blocking condition by V gs ¼ 0 V. The combined output parasitic capacitance C oss ¼ 1:53 nF for V cc ¼ 0:1 V is extracted from the low frequency region. The series resonance frequency of 52.94 MHz is attributed to the resonance between the parasitic inductance in the wiring and the output capacitance. The parasitic inductance of the module substrate calculated from this frequency and the output capacitance is 5.91 nH. This value differs to the value from the solid blue line in Fig. 2(b) , because the parasitic inductance in this case relates only to the frontside conductor. The dashed orange line in Fig. 2(b) is for attached all components in blocking condition by V gs ¼ 0 V. The resonance frequency 52.94 MHz in dashed magenta line in Fig. 2(b) shifts to 75.49 MHz in dashed orange line for the parasitic inductance of MLCC.
3 Switching characteristics
Experimental condition
The switching characteristics of the developed SiC half-bridge module is experimented in DPT with the circuit shown in Fig. 3 . Gate and source terminal of highside MOSFET is directly connected and SiC SBD is used to flow wheeling current in this experiment. Supply voltage is V in ¼ 600 V. +20 V/−5 V is applied to the gate of low-side SiC MOSFET through gate-driver IC BM6103FV-C (Rohm) as shown in Fig. 3(c) . 
Switching surge voltage for the module without MLCC
The voltage across drain to source of high and low side arm in switching operation for 18.9 A current without MLCC are shown in Fig. 4 . The gate resistance R g is given as the parameter for regulating switching speed. The relation between R g and di/dt in switching operation is linearly approximated as shown in Fig. 4(a) . The significant difference is not found for overshoot voltage in turn-on of high side arm and turn-off of low side arm with R g as shown Fig. 4(c) and Fig. 4(e) , respectively. The peak surge voltage in turn-off of high side arm is 898 V for R g ¼ 1 Ω as shown in Fig. 4(d) . It has linear relationship with R g as shown in Fig. 4(b) . The negative peak surge voltage in turn-on of low-side arm −20 V for R g ¼ 10 Ω and −118 V for R g ¼ 1 Ω shown in Fig. 4(f ) is deduced as the induction voltage in high voltage probe.
The oscillation frequency 56.18 MHz does not change with R g , and comparable for Fig. 4(c), (d) , (e) and (f ). The parasitic inductance in the circuit is estimated from oscillation frequency and C oss ¼ 94:32 pF for V in ¼ 600 V as 88.58 nH. The parasitic inductance includes the inductance of wiring in half-bridge module and the wiring from module to the input smoothing capacitor. The parasitic inductance of wiring to input smoothing capacitor is estimated as 76.15 nH with subtracting the parasitic inductance of the developed module.
A snubber capacitor embedded in the developed module can eliminate the influence of the parasitic inductance in the wiring of circuit, which is expected to restrict the peak surge voltage for R g ¼ 1 Ω as follow: 
It is noted that di/dt in switching operation for same R g may differ with the existence of snubber MLCC stemming from the difference in the inductance to the same power supply voltage. Fig. 5 shows the voltage across drain to source of high and low side arm in turn-off and turn-on switching operation for 18.9 A current with MLCC. The gate resistance R g is given as the parameter for regulating switching speed. Fig. 5 shows that the installation of snubber MLCC directly attached on the substrate suppresses surge voltage and ringing oscillation in switching operation for both side arm to different di/dt by R g . The effect is significant in suppressing peak surge voltage for turn-off operation of high side arm and turn-on operation of low side arm, which becomes from 898 V to 622 V and from −118 V to −22 V, respectively for R g ¼ 1 Ω as shown in Fig. 5 Thus the effect of eliminating parasitic inductance of developed power module with snubber MLCC on suppressing surge voltage is validated. Fig. 6 shows the voltage across drain to source of high and low side arm in turn-off and turn-on switching operation with MLCC. Where the 1st pulse width is changed as the parameter to have different amplitude of current in switching operation. That is, di/dt changes proportionally to current amplitude for same switching time for the same gate resistance R g ¼ 1 Ω. The drain current of MOSFETs is not measurable stemming from high density packaging structure, then he load inductor current is shown in Fig. 6(e) as the reference of device current. The slope of drain voltage rise and fall shown in Fig. 6(a) and (c) changes with load current, which stems from charge up of C oss in low side arm MOSFET by load current. The peak surge voltage is effectively suppressed with MLCC snubber and no significant difference are found for current amplitude.
Switching surge voltage for the module with MLCC

Conclusion
This paper developed low-inductance double side conducting ceramic substrate for SiC half-bridge module to suppress surge voltage in fast switching operation, and validated the performance experimentally in DPT. The installation of MLCC snubber capacitor directly on the module substrate eliminates the parasitic inductance in the wiring of circuit and is effective in switching surge voltage and ringing oscillation suppression. The developed power module enables to suppress switching surge voltage with maintaining fast switching of SiC devices.
